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Abstract— A less-intrusive solution to stabilize a Voltage 
Source Converter (VSC) over an unknown grid strength is 
presented in this paper. The existence of equilibrium point is 
investigated as a pre-requisite to stabilization. By partially 
imposing grid forming control, a simple auxiliary outer loop is 
proposed to exhaust the physical limit of power delivery in steady 
state and provide support to fault-ride-through operations over a 
wide range of grid strength. The proposed control can be used to 
upgrade a commissioned VSC with inner current loop intact; it 
also offers a non-intrusive solution to stabilize VSCs externally. 
The effectiveness of the proposed schemes are verified by analysis 
in frequency domain and simulations in Electromagnetic 
Transient (EMT) time domain considering change of grid 
strength and fault-ride-through. 
Index Terms— voltage source converter, weak grids, voltage 
stability, voltage sensitivity, stabilization, damping, fault-ride-
through. 
I. INTRODUCTION 
Indexed by Short Circuit Ratio (SCR), the grid strength of 
a power network can be variable，which can impact the 
integration of a Voltage Source Converter (VSC) [1]. The 
variation can be caused by fast-developing incidents, such as 
depletion of a hydro power plant, isolation of a faulty power 
line, network operations, etc., which are usually temporary [2]. 
On the other hand, the change of SCR values can also be 
caused by a slowly-evolving process such as replacement of 
centralized synchronous generators with renewables, which is 
ever-lasting and already witnessed by Great Britain power 
network [1]. For both scenarios, the variation can be 
significant [2]. One seldom-explored issue is whether those 
commissioned VSCs can sustain with such variations that they 
were not designed for. Obviously, a robust solution against the 
variation of grid strength is expected for those VSCs, either 
implemented by VSC vendors or utilities. 
The control strategies of a VSC can be divided into 2 types: 
inner loop for voltage regulation [3-5] and inner loop for 
current regulation [6-8].  
By mimicking the behavior of synchronous machines, 
control strategies using inner voltage loop, which are often 
referred to as Virtual Synchronous Machine (VSM) [3] or 
equivalently power synchronization control [4][5], can offer 
stability in weak grids [4][5], as well as strong grid [3]. 
However, they are limited by the difficulties in handling 
transient current, which requires a mode switching to ride 
through a fault [9].  
Typically using current feedback control for the inner 
loops, classical vector control offers capability in handling 
transient current as well as steady-state, and is implemented in 
most commissioned VSC projects [10]. A well-recognized 
challenge for classical vector control is the risk of instability 
in weak grids [10]. This is a result of its original design 
assumption, which presumes that the grid strength is always 
adequate, and the VSC’s impact to the grid is negligible [6]. 
Such assumption has been proved invalid for weak grid 
conditions due to two amplified issues, i.e. small-signal 
damping [11-14] and the constraint of power flow [15][16].  
Since PLL was regarded as the cause of negative damping 
in weak grids [17-18], intensive researches have been carried 
out to mitigate the impact brought by PLL [19-23]. The 
corresponding approaches can be categorized into two types: 1) 
tuning the parameters of a PLL [22][23]; 2) modifying the 
structure of PLL [19][20]. By reducing the gains of a PLL in 
weaker grids, the former type can effectively improve system 
damping when the grid condition is fixed or known; however, 
its robustness is undermined with unknown grid strength, 
especially during a fast-developing event, e.g. fault isolation. 
By adding extra compensation or modifying the closed-loop 
design of a PLL [19][20], the latter approach can be designed 
with better damping against SCR variations. However, the 
absence of effective reactive power dispatching and voltage 
control scheme limits the operational margin [21]. Known as 
“var/volt” droop, reactive power/voltage droop can provide 
automatic voltage support [22]; nevertheless, its coupling 
effect with electromagnetic damping has been overlooked and 
therefore not adequately investigated. Further, for most studies 
reported, stability analysis is based on a presumed equilibrium 
point [3-21], but how it is reached has not been explicitly 
explained.  
Recognizing PLL not the sole disturbing element for 
vector control in weak grids, another category of control 
approaches introduce outer loops to mitigate instability of 
vector control [24-26]. Compensating reactive current 
according to active current, an active power based feed-
forward process can provide appropriate reactive power; at the 
meantime, it also improves damping in extremely weak grids. 
Nevertheless, this scheme requires instantaneous information 
of grid impedance, which is demanding in case of a significant 
grid change [24]. As an alternative solution, cross-coupling 
control is effective in addressing the issues of damping and 
reactive power at the same time, but its effectiveness is 
sensitive to variations of operational points and grid 
conditions. As a result, it is subject to dedicated design of gain 
scheduling scheme, which is of high complexity when grid 
strength is highly variable [25].  
Moreover, for both PLL and outer loop approaches 
reported, the access to the internal control of the main VSC is 
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essential [17-26]. In reality, it is inconvenient for the owners 
to upgrade those commissioned VSCs due to legal disputes 
and access difficulties.  
As a non-intrusive solution, battery storage/STATCOM 
has been suggested to provide damping service for wind farms 
with VSM control [27]. With the challenge of handling 
transient current inherited from VSM, such external stabilizer 
requires extra current rating to ride through a fault, which 
would add up to the capital cost significantly. 
Another type of VSC control cascades inner loops of 
current with deterministic outer loops, i.e. voltage/frequency 
droops [28][29]. By applying closed-loop controls over the 
full vector of terminal voltage, such control scheme is 
desirable for island mode as a grid-forming scheme [33]. 
When the grid strength is significantly variable, a trade-off 
between the accuracy of power dispatching and coordination 
among voltage sources is expected. Thus, complex parametric 
tuning or mode switching will be again expected according to 
instantaneous grid condition. Practically, it is rarely 
implemented by VSCs of large scale. 
In this paper, a simple approach of partial grid-forming is 
proposed. By analysing equilibrium region of VSC operation, 
selected voltage loops are proposed given the constraint of 
power flow and electromagnetic dynamics. Comparing with 
known approaches, the proposed scheme can provide an 
improved performance with the following benefits altogether: 
(1) robustness against unknown grid strength over a wide 
range (from SCR = 0.9~∞) including the region of dQ/dV<0; 
(2) flexibility as a less- or non-intrusive solution to 
commissioned VSCs; (3) improvement of transient stability 
during a Fault-Ride-Through (FRT) under extremely weak 
grid conditions; (4) The mechanism of instability in weak grid 
is also updated other than the known issue of PLL. 
The rest of this paper is organized as follows. The system 
benchmark model, static operational constraints of power flow 
is introduced in Section II; the principles, dynamic analysis 
and time domain case studies of the proposed control scheme 
are presented in Section III; the non-intrusive stabilization 
schemes and case studies are introduced in Section IV, and the 
conclusion is finally drawn in Section V.  
II. STEADY STATE CONSTRAINTS AND EQUILIBRIUM POINT 
A. System layout and cascaded control for VSC 
In order to analyze the performance of a vector control 
based VSC in weak grids, a benchmark system is established 
in Fig. 1 as shown, where the classical average converter 
model is used in this paper [20-28]. 
Illustrated by the main circuit in Fig. 1, R1 and L1 are the 
resistance and inductance of the VSC reactor; C the VSC filter 
capacitance; RT , LT the grid transformer resistance and leakage 
inductance; RNet and LNet the equivalent resistance and 
inductance of the AC grid; VC and Vconv the magnitudes of the 
capacitor voltage and the modulated voltage of the VSC 
bridge ; R2 and L2 the equivalent total converter side 
impedance of the grid and transformer; p1 and q1 the active 
and reactive power of VSC flowing towards grid side; p2 and 
q2 the active and capacitive reactive power flowing into the 
grid; qc the capacitor reactive power flowing into the grid; 𝑰2⃑⃑  ⃑ 
the grid current vector. 
The classical vector control of VSC in d-q reference frame 
is also incorporated in Fig. 1, where instantaneous values are 
considered: VCd and VCq refer to the capacitor voltage 
components in d- and q- axis; iCd and iCq the VSC current 
components in d- and q- axis; iCd* and iCq* the reference values 
of iCd and iCq; VConvd* and VConvq* the modulated voltage order 
of VSC in d- and q- axis; Vc* and p* are the references of 
capacitor voltage the active power; Vcd* and Vcq* are  the 
references of outer voltage control loops; are the dispatched 
active and reactive power respectively. Ignoring the 
modulation harmonics, the average model is used in the time 
domain simulation of this paper. 
 
Fig. 1. Generic benchmark VSC model with cascaded grid forming control. 
To preserve the capability of FRT, inner current loops are 
essential. Despite various implementations and adopted 
reference frame, the control structure of a cascaded VSC 
control can be generalized as Fig. 1 shows [28][29][33]. With 
the closed-loops of a complete voltage vector feeding inner 
loops, the VSC terminal can operate as an ideal slack bus with 
improved damping and robustness against grid conditions [30]. 
However, when a VSC is to operate as a non-slack bus, further 
outer power loops have to be cascaded [33].  
The provision of order for a complete voltage vector 
requires the references of active power and reactive power 
simultaneously. When the grid strength is unknown, the 
reactive power compensation is sensitive to grid conditions 
and the mitigation will involve further loops. This will lead to 
a very complex control design with quite a few cascading 
loops. Therefore, a simpler outer-loop control strategy is 
proposed in this paper for VSCs operating as a non-slack bus. 
B. The Non-equilibrium region and static voltage sensitivity 
This section investigates how power dispatching will affect 
the existence of equilibrium point over variable grid strength.   
From Fig. 1 and using the grid voltage as the reference 
vector, there is [24] 
−1 ≤ (𝑃2𝜔𝐿2 − 𝑄2𝑅2) (𝑉𝐶𝑉𝑆⁄ ) = 𝑠𝑖𝑛𝜃𝐶 ≤ 1             (1) 
−1 ≤ (𝑉𝐶
2 − 𝑄2𝜔𝐿2 − 𝑃2𝑅2) (𝑉𝐶𝑉𝑆)⁄ = 𝑐𝑜𝑠𝜃𝐶 ≤ 1       (2) 
where 𝑃2  and 𝑄2  are the phasor average form of p2 and q2, 
respectively. By applying (1)2 + (2)2 on both sides of the equal 
sign, (1)(2) will lead to  
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(𝑃2𝜔𝐿2 − 𝑄2𝑅2)
2 + (𝑉𝐶
2 − 𝑄2𝜔𝐿2 − 𝑃2𝑅2)
2 = (𝑉𝐶𝑉𝑆)
2   (3) 
To ensure the existence of a real solution of the equilibrium 
voltage Vc to (1)(2), there is [16][24] 
𝛥 = (2𝑃2𝑅2 + 2𝜔𝐿2𝑄2 + 𝑉𝑆
2)2 − 4[(−𝑅2𝑄2 + 𝜔𝐿2𝑃2)
2 +
(𝑃2𝑅2 + 𝜔𝐿2𝑄2)
2] ≥ 0              (4) 
Solving (4) for 𝑄2, there is 
𝑄2 ≥
−𝑉𝑆
4−4𝑄2𝑅2𝑉𝑆
2+4𝑅2
2𝑄2
2+4𝜔2𝐿2
2𝑃2
2
4𝜔𝐿2𝑉𝑆
2+8𝑃2𝑅2𝜔𝐿2
       (5) 
The inequities of (1)(2)(4) are sufficient and necessary 
condition to ensure existence of equilibrium point. Assuming 
R2 << ωL2 for transmission network, there is 𝜔𝐿2 ≈ 1 𝑆𝐶𝑅⁄ , 
and  p1 = p2, (4) can be re-organized as  
𝑄2(𝑃1, 𝑆𝐶𝑅) ≥
(−𝑉𝑆
4−4𝑃1𝑅2𝑉𝑆
2+4𝑃1
2/𝑆𝐶𝑅2+4𝑄2
2𝑅2
2)𝑆𝐶𝑅
4𝑉𝑆
2+8𝑃1𝑅2
          (6) 
Assigning various values of SCR to (5), the minimum 
required reactive power is illustrated in Fig. 2(a). As shown, 
when the grid is strong (SCR = 5, 9), the minimum reactive 
power is below zero (inductive reactive power referred to as 
negative). When the grid is very weak, SCR = 0.9 for instance, 
the minimum has to be well above zero. This minimum 
reactive is not monotonic for a bidirectional power flow.  
 
(a) non-equilibrium region with Variable SCR 
 
(b) operating region when SCR = 0.9 
Fig. 2. Equilibrium region in Q-P plane 
Keeping irrelevant variable constant in (3), the static 
sensitivity of voltage in respect to reactive power can be 
obtained as 
𝑑𝑉𝑐
𝑑𝑄2
=
𝑉𝐶
2𝜔𝐿2−𝑅2
2𝑄2−𝜔
2𝐿2
2𝑄2
2𝑉𝐶
3−𝑉𝐶(2𝑄2𝑅2+𝑉𝑆
2)−2𝑉𝐶𝜔𝐿2𝑄2
                  (7) 
, which is a non-linear and non-monotonic function of grid 
condition and power.  
By keeping Vc = 0.95, 1 and 1.05 p.u., the Q-P curve of 
SCR = 0.9 is illustrated in Fig. 2(b). As shown, to reach the 
physical limit of active power between the curves of Vc =  0.95 
and 1.05 p.u., the equilibrium point has to withstand with both 
positive voltage sensitivity dQ/dV>0 (for low power) and 
negative voltage sensitivity dQ/dV<0 (for high power). 
To prevent voltage collapse, a robust reactive power 
compensation scheme is essential to ensure the existence of 
voltage equilibrium and to mitigate the impact of negative 
voltage sensitivity at the same time. 
C. Securing an equilibrium point with var/volt regulation 
In this section, the advantage of var/volt droop is 
mathematically proved in terms of two aspects: 1) ensure a 
real solution of equilibrium voltage against unknown low grid 
strength; 2) suppression of voltage variation.  
Considering a feedback var/volt droop with a reference 
voltage 𝑉𝐶
∗ as  
𝐾 =
𝑄2
𝑉𝐶
∗−𝑉𝐶
                                        (8) 
and substitute (8) into (3), there is 
𝑉𝐶
4 + 2𝜔𝐿2𝐾𝑉𝐶
3 − 2𝐾2𝑉𝐶
∗(𝜔2𝐿2
2 + 𝑅2
2)𝑉𝐶 
+𝐾2(𝜔2𝐿2
2 + 𝑅2
2)𝑉𝐶
∗2 + (𝜔2𝐿2
2 + 𝑅2
2)𝑃2
2 
+(−2𝑃2𝑅2 − 𝑉𝑆
2 − 2𝜔𝐿2𝐾𝑉𝐶
∗ + 𝐾2𝜔2𝐿2
2 + 𝐾2𝑅2
2)𝑉𝐶
2 
= 0 = 𝑓(𝑉𝐶)                   (9) 
Since 𝑓(𝑉𝐶)is 2
nd order differentiable, to secure an equilibrium 
point within the maximum voltage deviation ∆𝑉𝑚𝑎𝑥 from the 
reference value 𝑉𝐶
∗ , one sufficient condition to ensure the 
existence of 𝑉𝐶 within [𝑉𝐶
∗ − ∆𝑉𝑚𝑎𝑥 , 𝑉𝐶
∗ + ∆𝑉𝑚𝑎𝑥] is  
𝑓(𝑉𝐶
∗ − ∆𝑉𝑚𝑎𝑥) < 0  (10) 
and  
    𝑓(𝑉𝐶
∗ + ∆𝑉𝑚𝑎𝑥) > 0       (11) 
Considering 𝑓(𝑉𝐶) as a function of K, (8) can be re-arranged 
as 
𝑙(𝐾) = 𝑓(𝑉𝐶) ≈ (
1
𝑆𝐶𝑅
(𝑉𝐶
∗−𝑉𝐶)𝐾 + 𝑉𝐶)
2
− 𝑉𝐶
2+𝑉𝐶
4 + (−2𝑃2𝑅2 −
𝑉𝑆
2)𝑉𝐶
2 +
𝑃2
2
𝑆𝐶𝑅2
                                  (12) 
and its differential in respect to K can be obtained as  
𝑙′(𝐾) = 2 (
1
𝑆𝐶𝑅
(𝑉𝐶
∗−𝑉𝐶)𝐾 + 𝑉𝐶)
1
𝑆𝐶𝑅
(𝑉𝐶
∗−𝑉𝐶) 
= {
−2 (−
∆𝑉𝑚𝑎𝑥
𝑆𝐶𝑅
𝐾 + 𝑉𝐶
∗ − ∆𝑉𝑚𝑎𝑥)
∆𝑉𝑚𝑎𝑥
𝑆𝐶𝑅
|𝑉𝐶=𝑉𝐶
∗−∆𝑉𝑚𝑎𝑥
2 (
∆𝑉𝑚𝑎𝑥
𝑆𝐶𝑅
𝐾 + 𝑉𝐶
∗ + ∆𝑉𝑚𝑎𝑥)
∆𝑉𝑚𝑎𝑥
𝑆𝐶𝑅
|𝑉𝐶=𝑉𝐶
∗+∆𝑉𝑚𝑎𝑥
               
(13) 
Combining (12) with the following practical constraints  
K > 0, 0 < ∆𝑉𝑚𝑎𝑥 ≪ 1, 𝑆𝐶𝑅 > 0, 0 < 𝑉𝐶
∗ ≈ 1, −1 ≤ 𝑃2 ≤ 1 
      (14) 
when  
 
𝑉𝐶
∗
∆𝑉𝑚𝑎𝑥
>
𝐾
𝑆𝐶𝑅
+ 1                  (15) 
, for any valid value of ∆𝑉𝑚𝑎𝑥 , 𝑉𝐶
∗, 𝑆𝐶𝑅, P2, there is  
{
𝑙′(𝐾)|𝑉𝐶=𝑉𝐶
∗−∆𝑉𝑚𝑎𝑥
< 0
𝑙′(𝐾)|𝑉𝐶=𝑉𝐶
∗+∆𝑉𝑚𝑎𝑥
> 0
            (16) 
, which implies that within the range of (14)(15), a greater 
value of K contributes to satisfying (10) and (11), and is 
therefore more robust to ensure an equilibrium point in the 
interested range [𝑉𝐶
∗ − ∆𝑉𝑚𝑎𝑥 , 𝑉𝐶
∗ + ∆𝑉𝑚𝑎𝑥]. 
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Once an equilibrium voltage exists, var/volt droop can 
linearize the Q-V process. As is demonstrated by the 
simplified block diagram in Fig. 3, where H(s) is the plant of 
Vc(s)/q2(s) and the simplified closed-loop transfer function is  
𝑉𝑐(𝑠)/𝑉𝑐
∗
= 𝐾𝐻(𝑠)/(1 + 𝐾𝐻(𝑠))                    (17) 
 
Fig. 3 Simplified Block Diagram of Voltage Control 
From (17) and Fig. 3, when |𝐾𝐻(𝑠)|>>1, there is 𝑉𝑐 𝑉𝑟𝑒𝑓 ≈ 1⁄ . 
This implies that if the droop gain is sufficiently large, it will 
force the local voltage to settle in close vicinity of the 
reference value and mitigate the impact of grid strength 
variations at steady state.  
D. Numerical design for a practical var/volt droop 
As an illustration, the most adverse condition of VSC-
HVDC integration in GB power network is reported to be an 
SCR between 1.2 and 6 [2]. Given a declining grid strength in 
reality, SCR = 0.9 is considered as an adequate boundary in 
this paper. Considering an X/R ratio as  𝜔𝐿2 𝑅2 ⁄ = 10  and 
sensibly assuming  𝑉𝐶𝑉𝐺 ≈ 1  for simplicity, the required 
reactive power can be solved with the constraint of (1) and (2) 
re-organized as (18) and (19) 
𝑄2 ≤ 𝑉𝐶𝑉𝑆 ∙
1
𝑅2
+𝑝2 ∙
𝜔𝐿2
𝑅2
                        (18) 
𝑄2 ≥ −𝑉𝐶𝑉𝑆 ∙
1
𝑅2
+𝑃2 ∙
𝜔𝐿2
𝑅2
                      (19) 
 
Fig. 4. Static operating region in an extremely weak grid 
When the grid is extremely weak, (18)(19) becomes a 
significant constraint. This is visualized in Fig. 4. It can be 
seen that to enable an active power of 0.987 p.u., the reactive 
power has to be above 0.78 p.u.; and the minimum reactive 
power has to go up to 1 p.u. to enable an active power of 1.01 
p.u.. Meanwhile, it could also be found that the rectifying 
active power (DC to AC) cannot exceed -0.83 p.u. due to the 
constraint denoted by (18), the green curve. Therefore, for an 
optimal usage of converter rating, a sensible range of active 
power is considered between -0.83 p.u. to 0.987 p.u., which 
corresponds to a maximum reactive power Q2max = 0.78 p.u.. 
The minimum local voltage to satisfy Inequs. (1)(2)(14) 
can be obtained as 
𝑉𝐶 ≥
𝑃1−𝑄2𝑅2𝑆𝐶𝑅
𝑆𝐶𝑅∙𝑉𝑆
                       (20) 
where (20) is obtained by substituting 𝜔𝐿2 ≈ 1 𝑆𝐶𝑅⁄  into (1) 
considering (14). The largest steady state voltage deviation 
occurs when the reactive power reaches the highest magnitude. 
To optimize the converter rating, the maximum voltage 
deviation ∆|𝑉𝐶|𝑚𝑎𝑥  should correspond to maximum power 
according to (6). Therefore, the reference voltage can be 
obtained by combing (8)(20) as 
𝑉𝐶
∗ ≥ (𝑄2𝑚𝑎𝑥 − 𝑄𝐶) 𝐾⁄ +
𝑃1−𝑄2𝑅2𝑆𝐶𝑅
𝑆𝐶𝑅∙𝑉𝑆
         (21) 
In reality, the permitted voltage variation is usually between 
5% to 10%; therefore, a voltage deviation of ∆𝑉𝐶𝑚𝑎𝑥  = 3% is 
illustrated in this paper. Assigning a sensible size of shunt 
capacitor as Qc = 0.1 p.u., droop gain can be obtained with (8) 
as K = (0.78-0.1)/3% = 22 And then, the reference 𝑉𝐶
∗ =
1.04 𝑝. 𝑢. can be obtained with (21) by assigning the boundary 
values as P1 = 0.987 p.u., Q2 = 0.78 p.u., SCR = 0.9 when Vs = 
1 p.u..  
To sum up Section II, it has been proved that a local 
var/volt droop of high stiffness is a desirable option to secure 
an equilibrium voltage against unknown grid strength. 
However, such design has not taken the impact of 
electromagnetic process into account, which is inadequate for 
stabilization. 
III. ELECTROMAGNETIC DYNAMIC ANALYSIS AND THE 
PROPOSED DAMPING ENHANCEMENT CONTROL  
A. Analytical model in frequency domain and initial settings  
To further find out how the var/volt droop may affect the 
small-signal damping including electromagnetic dynamics, an 
analytical model in frequency domain is established. In this 
model, the electromagnetic transient dynamics of inductive 
and capacitive elements, PLL, coordinate transformations, 
current control are considered altogether [20][25]. 
By aligning the d-axis with the voltage vector of the main 
grid, the electrical circuit is modeled as (22), and the associate 
state space is defined in (23) and (24).  
?̇? = 𝐴𝑥 + 𝐵𝑢                                    (22) 
𝑥 = [𝑖𝑐𝑑  𝑖𝑐𝑞 𝑉𝑐𝑑  𝑉𝑐𝑞  𝑖2𝑑 𝑖2𝑞]
𝑇
𝑢 = [𝑉𝑠𝑑  𝑉𝑠𝑞𝑉𝑐𝑜𝑛𝑣𝑑  𝑉𝑐𝑜𝑛𝑣𝑞]
𝑇
   (23) 
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(24) 
By incorporating (22) with the small-signal model of current 
control, coordinate transformation and PLL, a comprehensive 
frequency domain model is established as Fig. 5 (a) shows.  
In the model shown by Fig. 5 (a), where 𝐾𝑝𝑑 and 𝐾𝑖𝑑  refer 
to the PI regulator gains of the d-axis current loop, 
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respectively; 𝐾𝑝𝑞  and 𝐾𝑖𝑞  the proportional and integral gains 
of the q-axis current loop. In the rest of the paper, the gains of 
PI regulators for d- and q- current loops are set to make 
bandwidths of both current loops at 50 Hz (when connecting 
to an infinite bus) [20]; 𝐾𝑝𝑃𝐿𝐿  and 𝐾𝑖𝑃𝐿𝐿  the proportional and 
integral gains of PLL, which are set to make a natural 
frequency of 5 Hz and damping coefficient of 1 when tracking 
a stiff 3-phase source [20]; 𝛿0  the operating power angle 
between VSC capacitor and the main grid. 𝑉𝑐𝑑 and 𝑉𝑐𝑞  refer to 
the capacitor voltage components in d- and q-axis;  𝑉𝑐𝑜𝑛𝑑 and 
𝑉𝑐𝑜𝑛𝑞  are referred to as the converter voltage components in d- 
and q-axis, respectively.  𝑉𝑐𝑑0  and 𝑉𝑐𝑞0  are the operational 
points of the capacitor voltage in d- and q- axis. The input and 
output signal of the electrical plant is shifted by the power 
angle 𝛿0, to adapt to the voltage reference frame aligned with 
the capacitor voltage for VSC control. The delay caused by 
digital control is modeled as a first order process with a time 
constant of 𝜏, which is set at 0.002 s for a switching frequency 
of 2.5 kHz each cycle and symmetrical pulse width 
modulation [34][35] for an adverse control delay. 
The signal icd* comes from the output of the power loop. As 
is shown in Fig. 5(c), the power loop is a feed-forward process 
with the assistance of an integral control. Vcn is the nominal 
voltage. For simplicity, the integral gain is assumed 
sufficiently small that its dynamics is negligible. 
 
 (a) Analytical model of VSC in frequency domain 
       
(b) Uncompensated partial grid-forming   (c) Active power loop 
Fig. 5. Analytical model of the VSC  
B. The dynamic impact a standard var/volt droop  
From this section on, all initial parametric settings are by 
default as what is suggested in Section II-D and III-A unless 
otherwise stated. The operational point of full power inversion 
corresponding to (22) is calculated as 
𝑥0 = [0.7584; 0.8724; 0.1428; 1.016; 0.86; 0.8866]
𝑇 
𝑢0 = [1;0;0.09; 1.1636]𝑇 
With “the voltage regulation” and the “partial grid-forming 
loop” replaced by a standard var/volt droop according to (7) 
and Fig. 3 in the model of Fig. 5(a), root locus analysis is 
carried out against an increased gain value of K, as Fig. 6 
shows. As illustrated, when SCR = 9, the increased value of K 
from 0 to 9.5 can initially improve system damping by 
pushing the main pole towards the left side; this damping 
improvement saturates when K is around 4.5, and then 
increasing K starts to degrade damping thereafter. When the 
grid becomes weaker as SCR =3, damping improvement 
saturates earlier around K = 2.5.  
 
 
 
Fig. 6. Root locus against the gain of volt/var droop with variable SCR 
To enable larger values of droop, lead-lag compensators are 
commonly used to fix the gain margin at low frequencies [32]. 
This approach is based on a presumption that there is a 
positive gain margin when the gain is sufficiently small. Such 
presumption is valid for the cases as SCR = 3, 9 in Fig. 6. 
However, when the grid becomes extremely weak, as the case 
of SCR = 0.9 in Fig. 6, there is no positive margin from K = 0; 
therefore, neither gain tuning nor any lead-lag compensator 
alone can stabilize the system in this case. From physical point 
of view, since the operating point is within the region of 
dQ/dV<0 shown in Figure 2(b), a positive feedback is 
introduced by the var/volt droop of (7) at 0 Hz in d-q frame, 
which cannot be compensated. 
Therefore, to stabilize the system, the control structure has 
to be modified. Since the analysis in this section keeps PLL 
setting identical to strong grids, this instability mechanism is 
independent from PLL. 
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C. Damping enhancement and its small-signal analysis 
To mitigate the impact of the positive feedback introduced 
by reactive compensation, a partial grid-forming feedback 
control is proposed, which is shown in Fig. 5(b). This design 
is based on 3 considerations:  
1) Considering a reactive power perturbation ∆𝑞𝑝  injected 
to the local bus, it will lead to q-axis current perturbation 
∆𝑖𝑝 = −∆𝑞𝑝/𝑉𝑐0. According to the electromagnetic dynamics 
of (22)-(24), there is 
𝐶 𝑑∆𝑉𝐶𝑞 𝑑𝑡⁄ = ∆𝑖𝑝 = −∆𝑞𝑝/𝑉𝑐0                         (25) 
𝑑∆𝑖2𝑞
𝑑𝑡
≈
∆𝑉𝐶𝑞
𝐿2
                           (26) 
Substitute (26) into (25) yields 
𝑑∆𝑖2𝑞
𝑑𝑡
≈
−1
𝐿2𝐶𝑉𝐶0
∫∆𝑞𝑝𝑑𝑡                            (27) 
, which implies that a positive reactive power perturbation 
tends to decrease q-axis current on the grid side. When the 
operating power is sufficiently high to enter the region of 
dQ/dV<0 (for both inversion or rectification), the var/volt 
droop will initiate the fore cited positive feedback, which is 
demonstrated in Fig. 7. However, according to (25) and shown 
in Fig. 7, this process has to gone through an electromagnetic 
process (charge the local capacitance C) to close the loop. 
With an additional partial grid-forming loop in Fig. 7, this 
capacitive transient in q-axis is compensated with a negative 
feedback control over ∆𝑉𝐶𝑞 . Thus, one chain of the positive 
feedback loop is broken. 
 
Fig. 7. Simplified principle of instability and electromagnetic stabilization  
2) Due to the presence of PLL, the steady state value of Vcq 
converges at 0. By setting the reference value of Vcq at 0, the 
steady state output of the regulator will also settle at zero. 
Thus, the operating states will not be shifted by this auxiliary 
control, including voltages, powers and currents. Physically, it 
means that this added loop will not consume any current at 
steady state.  
3) From the view point of classical control theory, an added 
negative feedback can improve system damping by shifting 
the distribution of poles [30]. 
By replacing “voltage regulation” and “partial grid-forming 
loop” in Fig. 5(a) with the controls in Figs. 5(b), a root locus is 
obtained with an adverse condition of SCR = 0.9 and K up to 
25, as Fig. 8 shows.  
As is indicated by the red arrow in Fig. 8, increasing the 
value of K to 25 can adversely bring the real component of the 
main pole as far as 1600; whereas by introducing the partial 
grid-forming loop, the main pole can be pushed back towards 
the left plane when gain of the partial grid-forming loop G 
increases, indicated by the blue pointer. However, this 
improvement is saturated when the real component is 
approximately 100 in the right plane. This means that an 
uncompensated q-axis partial grid-forming loop shown in Fig. 
5(b) is inadequate for stabilization. 
 
Fig. 8. Root locus for standard var/volt droop and simple virtual conductance 
 
Fig. 9. Root locus with the proposed outer loop control 
To further improve small-signal damping, a 2nd order lead-
lag controller  (
𝑇1𝑠+1
𝑇2𝑠+1
)
2
  is proposed for the input of q-axis 
current as shown in Fig. 5 (a). By setting G = 16, a pre-fixed 
constant as T2=0.2s and T1=0.04s, root locus against the 
var/volt gain is again depicted in Fig. 9, with identical 
operational points used in Fig. 8.   
As indicated by the blue arrow in Fig. 9, “the proposed 
damping outer loops” changes the distribution of the main 
poles from Fig. 8. Although the increased K value is still 
pushing the main poles towards the right plane, all the poles 
are distributed within the left plane while the range of K is 
unchanged. This indicates that the proposed outer loop control 
approach can effectively accommodate the conflict between 
var/volt droop and small-signal stability in this case.  
Given the volume of control parameters, i.e. gains of PI 
control, PLL, 2nd order regulator, etc., it is impractical to tune 
all of them analytically. Instead, this paper recommends fixed 
heuristic settings in p.u. and specifies the applicable 
conditions. Given a sensible range of grid strength, the pre-
fixed parameters, along with the proposed control, have 
demonstrated stability in frequency domain, which indicates 
an expected robustness in time domain. 
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D. Time domain case studies  
To verify the robustness of the proposed outer loop control 
against variable grid conditions, a time domain case study is 
carried out based on the instantaneous average converter 
model so electromagnetic dynamics are reflected.  
To test the robustness of the control against full range of 
active power, a power ramp test of 0.25 p.u./sec for full 
delivery range is carried out in Fig. 10(a), the test starts with 
the situation when the VSC is connecting to a strong grid of 
SCR = 9. And then, a ramp order for id is given at a rate of 
0.25 p.u./s till 1 p.u.. After the ramp has reached 1 p.u., the 
ramp heads down towards -0.83 p.u. with a ramp of -0.25 
p.u./sec. After staying at 0.83 p.u. for a few seconds, the ramp 
heads back to 0 p.u.. Throughout this test cycle, the control 
setting is unchanged and maximum reactive current demand is 
no more than 0.16 p.u.. Due to the use of a strong Var/Volt 
droop, the voltage is almost at the same level as the grid side. 
This shows that the settings designed for an extremely weak 
grid is compatible with a strong grid. 
 
(a) power ramp test with less-intrusive stabilization 
 
(b) reactive power change in dQ/dV<0 region (SCR = 0.9) 
Fig. 10. EMT Power ramp test with less-intrusive stabilization  
To test the robustness against SCR variation, at Time = 24 s 
in Fig. 10(a), an SCR change is emulated to switch SCR to 5. 
Then, the ramp test cycle repeats. It can be seen that the 
responses of voltage and reactive current are hardly changed, 
which demonstrate rather consistent performance in strong 
grid. 
At time = 45 s in Fig. 10(a), another SCR change is made to 
bring SCR to 0.9. When the ramp limit of 1 p.u. and -0.83 p.u., 
is reached, the reactive power autonomously reached 
approximately 0.63 p.u., which corresponds well to Fig. 4, 
given a local capacitor of 0.1 p.u.. The voltage is dropped by 
approximately 0.03 p.u. at steady state. This is a result from 
the strong var/volt droop and corresponds to the design with 
(8).  It also worth mentioning that when Time = 48s ~ 53s and 
Time = 48s ~ 53s, the operating power is above 0.8 p.u. when 
Vc > 1.0 and SCR = 0.9, which is in the region of dVc/dQ2<0. 
          
  (a) Current saturations        (b) hysteresis for q-axis current lower limit 
Fig. 11. Dynamic current saturation  
Throughout the ramp test in Fig. 10(a), K is fixed at 22 and 
the rest of parameters are identical to the ones used in Fig. 9. 
This time domain simulation result corresponds to the analysis 
of frequency domain against SCR variations in Section III-C. 
To further verify the control in the region of dQ/dV<0, a 
reactive change is tested in Fig. 10(b), in which the active 
power starts at 0.9 p.u. when SCR = 0.9. At time = 0.5 s in Fig. 
10(b), a reactive power disturbance is added to the VSC order 
which eventually leads to an increase of reactive power from 
0.4 to 0.412 p.u.. Due to a power loop, the active power 
recovers 0.9 p.u. after the transient, but the voltage Vc drops 
from 1.015 p.u. to 0.998 p.u., which implies that an increase of 
reactive power to the grid is decreasing local voltage so the 
system is operating in an dQ/dV<0 region. This well 
corresponds to the situation estimated in Fig. 2(b) and shows 
that with the proposed electromagnetic damping scheme, 
voltage collapse is avoided successfully.  
To test the impact of the proposed control to transient 
response, a fault-ride-through test is carried out. A dynamic 
current saturation strategy is employed to facilitate the process.  
As is shown by Fig. 11 (a), during significant voltage transient, 
the d-axis current order icd* is capped in proportion with  
𝐾𝑑𝑙𝑉𝑚𝑎𝑔, where 𝑉𝑚𝑎𝑔 is the magnitude of the capacitor voltage 
in per unit and Kdl is a positive constant. As is show by Fig. 
11(b), a hysteresis is used to determine the lower limit of q-
axis current, icql. The value of icql is dynamically set at 
−𝐾𝑞𝑙|𝑖𝐶𝑑| to avoid excessive reactive current at steady state in 
normal state; whereas, when the voltage dropped below a 
threshold Vthl, a fixed saturation point, icq0, is set to limit the 
current magnitude.  
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(a) Extremely weak grid (SCR = 0.9) with stabilizer 
 
(b) Strong grid (SCR = 9) with stabilizer 
 
(c) Extremely weak grid (SCR = 0.9) with stabilizer disabled during the fault 
Fig. 12. Fault-ride-through test with variable grid strength 
To illustrate the compatibility of an adverse FRT, specific 
settings are made as Kdl = 1, icqh = 1 p.u., and KQl = 0.7 and the 
fault-ride-through test is illustrated when SCR=0.9 in Fig. 
12(a). As shown, the active power starts at 1 p.u. since Time = 
0 s; a 3-phase fault happens at Time = 1 s. The fault brings the 
voltage magnitude to approximately 0.25 p.u.. Due to the 
dynamic saturation scheme and the presence of inner current 
loops, d-axis current is regulated at 0.25 p.u. During the fault, 
the q-axis current is regulated at the pre-defined saturation 
point -0.7 p.u.. Another fault-ride-through test is demonstrated 
when SCR = 9 in Fig. 12(b). As seen, the performance is 
largely similar to SCR = 0.9.  The main difference introduced 
by weak grid is more transient oscillations at the fault and 
clearance. This is expected, as the damping in a weaker grid is 
degraded while the control settings are unchanged. However, 
the transient magnitudes of both voltage and current are still 
within a range of 1.4 p.u. and 0.9 p.u., respectively, which is 
acceptable.  
A further comparison FRT test is provided in Fig. 12(c), 
where all the condition are identical to the case of SCR = 0.9 
in Fig. 11(a) except for the stabilizer disabled from Time = 1.5 
s. As seem, at the settled point during the fault, the stability is 
not affected as the VSC is de-loaded; however, when the fault 
is cleared and the VSC starts to recover the active power, the 
system starts to oscillate at Time = 2.6 s. This is due to a 
degraded damping with greater power output [26] and the 
presence of strong var/volt droop adds up to this negative 
damping, which leads to oscillation when the VSC loading is 
below 0.2 p.u.. 
As the faulty types, FRT strategies and grid codes may vary, 
the actual FRT performance varies in real world practices. The 
scope of this paper cannot exhaust all the cases but only 
illustrates the compatibility with an adverse case. Nonetheless, 
the preservation of current loops should enable compatibility 
with other FRT strategies. 
IV. STABILIZER AS A NON-INTRUSIVE SOLUTION  
In this section, the grid side solution to improve damping is 
derived. To implement, the proposed damping enhancement 
control can be carried out by an external stabilizer out with the 
main VSC. 
Since the damping enhancement scheme proposed in Fig. 
5(a) completely keeps the inner loops intact and consumes 
zero current at steady state, the damping can be provided by a 
free-standing VSC, namely the “zero-current” stabilizer to the 
AC grid connected.  
 
(a) Damping by “zero-current” stabilizer 
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(b) Damping by STATCOM 
Fig. 13. Schematics of non-intrusive stabilization 
By putting away the delivery of apparent power, the scheme 
of “zero-current” stabilizer can be derived from Fig. 5(a) as 
Fig. 13(a) shows. A ramp test is carried out to test in Fig. 14 
with the control parameters used in Section III-D. As shown, 
when d-axis current id of VSC ramps up from t = 0 s at a rate 
of 0.25 p.u./s, the reactive current of the main VSC drops to 
around -0.67 p.u., which again correspond to the analysis in 
Section II-A. A moderate voltage overshoot of 1.25 p.u. 
occurs when the ramp stops at Time = 4 s. At the meantime, 
the stabilizer is consuming zero-current at steady state as 
expected. After Time = 4 s, a stabilizer transient current of 
0.022 p.u. (peak value) occurs by the stoppage of the power 
ramp. Such transient is caused by the rate of change of the 
current ramp. During Time = 6 ~ 9 s in Fig. 14, the stabilizer 
is disabled and oscillation immediately occurs. The 
oscillations disappears immediately after the stabilizer is re-
enabled at Time = 9 s, which verifies the effectiveness of the 
external stabilizer. 
Practically, the declination of DC voltage caused by 
semiconductor power losses can be recovered by a DC voltage 
loop and/or a storage so as to maintain an essential level for 
modulation [31]. 
 
Fig. 14. Ramp test with “zero-current” stabilizer scheme 
 
Fig. 15. Ramp test with STATCOM scheme 
   As an alternative scheme, the damping can be carried out 
along with var/volt droop externally, which is shown by the 
“main VSC+STATCOM” in Fig. 13(b). A similar ramp test as 
Fig. 15 is carried out with such scheme. As shown, the voltage 
and active power performance is almost identical as the 
previous “zero-current” scheme in Fig. 14(a); meanwhile, the 
provision of reactive current is shifted to the STATCOM. 
Consequently, the current magnitude of STATCOM has come 
to approximately 0.7 p.u.. When the STATCOM is 
disconnected in Fig. 15, the system starts to oscillate, which is 
more violently than Fig. 14. This is because the oscillations 
are triggered by the non-existence of equilibrium point and 
this oscillation cannot be mitigated by damping. 
Discussion: For “all-in-one” scheme, grid conditions have 
to be fully predictable at the design stage to optimize the 
power capacity. For the STATCOM scheme, it is more 
suitable to “patch” a commissioned VSC with a declining fault 
level, but considerable reactive power capacity is expected. 
For the stabilizer scheme, it offers physically plug-and-play 
solution with zero steady state current.  
 
Fig. 16. The comparison of stabilizer transient current 
Although the stabilizer is designed to consume zero current 
at steady state, it does respond to an electro-magnetic transient, 
i.e. the change of injecting current. To illustrate, a comparison 
analysis is carried out with various power ramps (of the main 
VSC), shown by Fig. 16. It can be seen that when a ramp is 
applied to the main VSC, the peak current of the stabilizer 
occurs at the stoppage of the ramp. When the ramp is large, at 
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1 p.u./second for instance, the peak current of the stabilizer 
can be up to 6.5% p.u. at Time = 8.7 s. When the ramp is 
slower, such transient current drops as well. The lowest peak 
can be down to 1.5% p.u. for a ramp of 0.125 p.u./s. This 
reveals that the size of the stabilizer depends on the intended 
rate of change of active current/power. By reducing the 
allowed ramp rate of active power, the size of stabilizer can be 
limited to a low level. 
V. CONCLUSION  
As is summarized in Fig. 17, given a conventional vector 
control in weak grids, the instability is originated with two 
causes: 1) non-existence of equilibrium point, 2) negative 
damping. While a strong var/volt droop is beneficial to secure 
an equilibrium point with unknown grid strength, it amplifies 
the negative electromagnetic damping introduced by negative 
voltage sensitivity dQ/dV<0. This instability mechanism is 
independent from tuning of PLL or current loops.  
As an auxiliary control, the proposed partial grid-forming 
loop in q-axis can mitigate the conflict between strong var/volt 
droop and electromagnetic damping. With a pre-fixed 
parametric setting (var/volt droop, current regulators, PLL, 
lead-lag regulator), this scheme can exhaust the physical limit 
of power delivery in very strong grids as well as extremely 
weak grids (SCR = 0.9, X/R =10). With appropriate control 
over electromagnetics, the proposed control can cover the 
operating region of dQ/dV<0 and support FRT when the grid 
strength is unknown. 
The proposed control also offers an equally effective 
solution for utilities and/or VSC owners. With such non-
intrusive solution, there is no need to physically access those 
commissioned VSCs. Implemented by an external converter, 
namely a dedicated stabilizer, storage, STATCOM or any 
VSC, the proposed control can provide electromagnetic 
damping service to another VSC nearby with no impact on its 
set points of power flow. The size of the stabilizer is generally 
proportional to the rate of change of active power and 
therefore can be limited by capping the rate accordingly. 
 
Fig. 17. Instability mechanism and solution 
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APPENDIX I SYSTEM SPECIFICATIONS 
Symbol QUANTITY Value 
 
 
 
 
 
Vs 
Base voltage 
(instantaneous) 
Base current 
(instantaneous) 
Base power (p.u.) 
grid voltage  (p.u.) 
Rated phase voltage amplitude 
 
3/2 × rated phase current amplitude 
 
VSC rated power 
1 
SCR short circuit ratio 0.9, 9 
X/R X/R Ratio of the grid 10 
X1 VSC Inductance (p.u.)
 0.2 
R1 VSC resistance (p.u.) 0.005 
QC 
 
K 
Shunt compensation 
(p.u.) 
Var/volt droop gain 
(p.u./p.u.) 
0.1 
 
22 
Kpd proportional gain of d-
axis current loop 
200 𝜋L1 
Kpq proportional gain of q-
axis current loop 
200 𝜋L1 
Kid integral gain of d-axis 
current loop 
10000 𝜋2L1 
Kiq integral gain of q-axis 
current loop 
10000 𝜋2L1 
KpPLL proportional gain of 
PLL 
20π 
KiPLL integral gain of PLL 100 𝜋2 
G gain of q-axis voltage 
loop (p.u./p.u.) 
16 
T2, T1 constants of lead-lag 
compensator 
0.2, 0.04 
f Frequency (Hz) 50 
τ aggregated delay of 
VSC control (second) 
0.002 
 
 
Kdl, KQl 
icqh, icql0 
Vthh Vthl 
Simulation time step 
(second) 
FRT Settings 
FRT Settings (p.u.) 
FRT Settings (p.u.) 
0.0001 
 
1, 0.7 
1, -0.67 
0.9, 0.1 
APPENDIX II COMPARISONS OF VSC CONTROL STRATEGIES IN WEAK GRIDS 
Approach Verified applicable 
SCR in steady state 
Robustness against the 
variation of grid strength 
Non-intrusive 
stabilization availability 
Support to FRT 
VSM [3]-2011 power synchronization 
[4]-2010 
[5]-2019 [9]-2018 [27]-2020 
SCR = 1,  2.24, 22.1 high Yes No; has to switch to 
current loops during 
a severe fault 
Frequency damping compensation to 
PLL [12]- 2019 
SCR = 1.5 Low No Yes 
Current error Compensation to PLL 
[20]-2018 
SCR = 1,10 
X/R = 4, inversion  
High No Yes 
Outer loop: gain scheduling cross-
coupling control [25] - 2015 
SCR = 1, X/R = 10, Qc 
= 0.2, bidirectional 
Low No Yes 
Outer loop: active current/power Feed 
forward [24] -2017 
SCR = 1, X/R =10, 
bidirectional 
Median No Yes 
Outer loop: voltage and d-axis current 
errors compensation to outer power 
loop [26] -2019 
SCR = 0.95~ 
X/R =10, P ≤ 0.9 p.u. 
inversion 
Median No Unspecified 
The proposed “partial grid -forming” SCR =  0.9, 5, 9 
X/R = 10, bidirectional 
-0.83<P≤0.99 
High Yes Yes 
 
APPENDIX III COMPARISONS OF STABILIZER, STATCOM AND SYNCHRONOUS CONDENSER 
 Synchronous Condenser STATCOM The proposed external 
physical stabilizer 
Stabilization with  
power flow approach 
Yes Yes No 
Stabilization with 
electromagnetic transient 
approach 
No Originally no, but can be enabled by 
embedding the proposed control 
Yes 
Robustness against polarity No Originally no, but can be enabled by Yes 
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change of voltage sensitivity embedding the proposed control 
Steady State current rating High: proportional to reactive power High: proportional to reactive power Zero 
 
